

**IN THE CLAIMS**

Please amend the claims as follows:

1-7. (Cancelled)

8. (Currently amended) A process for manufacturing a semiconductor device [[according to claim 4]], comprising the steps of:

forming a lower gate electrode film on a semiconductor substrate via a gate insulating film;

forming an upper gate electrode film on the lower gate electrode film, the upper gate electrode film being made of a material having a lower oxidation rate than that of the lower gate electrode film;

forming a gate electrode by patterning the upper gate electrode film and the lower gate electrode film, the gate electrode comprising a lower gate electrode element and an upper gate electrode element;

forming source and drain regions by introducing an impurity into the semiconductor substrate; and

forming oxide film sidewalls by oxidizing the side faces of the lower gate electrode element and the upper gate electrode element, the thickness of the oxide film sidewalls in the gate length direction being larger at the sides of the lower gate electrode element than at the sides of the upper gate electrode element,

wherein the lower gate electrode film is formed of a Group IV semiconductor,

wherein the lower gate electrode film contains SiGe, and

wherein the upper gate electrode film is formed of a Group IV semiconductor containing SiGe, and wherein the upper gate electrode film has a lower Ge composition ratio than that of the lower gate electrode film.

9. (Currently amended) A process for manufacturing a semiconductor device [[according to claim 4]], comprising the steps of:

forming a lower gate electrode film on a semiconductor substrate via a gate insulating film;

forming an upper gate electrode film on the lower gate electrode film, the upper gate electrode film being made of a material having a lower oxidation rate than that of the lower gate electrode film;

forming a gate electrode by patterning the upper gate electrode film and the lower gate electrode film, the gate electrode comprising a lower gate electrode element and an upper gate electrode element;

forming source and drain regions by introducing an impurity into the semiconductor substrate; and

forming oxide film sidewalls by oxidizing the side faces of the lower gate electrode element and the upper gate electrode element, the thickness of the oxide film sidewalls in the gate length direction being larger at the sides of the lower gate electrode element than at the sides of the upper gate electrode element,

wherein the lower gate electrode film is formed of a Group IV semiconductor,

wherein the lower gate electrode film contains SiGe, and

wherein the step of forming the oxide film sidewalls is performed by oxidizing the lower gate electrode element to thereby form a region in both side portions of the lower gate electrode element in the gate length direction, the regions having a higher Ge composition ratio than that of the central portion of the lower gate electrode element.

10. (Currently amended) A process for manufacturing the semiconductor device according to claim 8 4, wherein the step of forming the oxide film sidewalls is performed under an atmosphere containing water vapor.

11. (Currently amended) A process for manufacturing a semiconductor device [[according to claim 4]], comprising the steps of:

forming a lower gate electrode film on a semiconductor substrate via a gate insulating film;

forming an upper gate electrode film on the lower gate electrode film, the upper gate electrode film being made of a material having a lower oxidation rate than that of the lower gate electrode film;

forming a gate electrode by patterning the upper gate electrode film and the lower gate electrode film, the gate electrode comprising a lower gate electrode element and an upper gate electrode element;

forming source and drain regions by introducing an impurity into the semiconductor substrate; and

forming oxide film sidewalls by oxidizing the side faces of the lower gate electrode element and the upper gate electrode element, the thickness of the oxide film sidewalls in the gate length direction being larger at the sides of the lower gate electrode element than at the sides of the upper gate electrode element,

wherein the lower gate electrode film is formed of a Group IV semiconductor,

wherein the lower gate electrode film contains SiGe, and

wherein the semiconductor substrate includes a channel region containing SiGe or SiGeC between the source and [[/]] drain regions.

12. (Currently amended) A process for manufacturing a semiconductor device [[according to claim 4]], comprising the steps of:

forming a lower gate electrode film on a semiconductor substrate via a gate insulating film;

forming an upper gate electrode film on the lower gate electrode film, the upper gate electrode film being made of a material having a lower oxidation rate than that of the lower gate electrode film;

forming a gate electrode by patterning the upper gate electrode film and the lower gate electrode film, the gate electrode comprising a lower gate electrode element and an upper gate electrode element;

forming source and drain regions by introducing an impurity into the semiconductor substrate; and

forming oxide film sidewalls by oxidizing the side faces of the lower gate electrode element and the upper gate electrode element, the thickness of the oxide film sidewalls in the gate length direction being larger at the sides of the lower gate electrode element than at the sides of the upper gate electrode element,

wherein the lower gate electrode film is formed of a Group IV semiconductor,

wherein the lower gate electrode film contains SiGe, and

wherein the step of forming the lower gate electrode element is performed by forming a first region and second regions, the second regions sandwiching the first region therebetween in the gate length direction and having a higher Ge composition ratio than that of the first region, and wherein the step of forming the gate electrode is performed by patterning the lower gate electrode film and the upper gate electrode film such that the second regions are located in both side portions of the lower gate electrode element in the gate length direction.

13-19. (Cancelled)

20. (Currently amended) A semiconductor device [[according to claim 16,]] comprising:  
a semiconductor substrate;  
a lower gate electrode element formed on the semiconductor substrate via a gate insulating  
film;  
an upper gate electrode element formed on the lower gate electrode element and made of a  
material having a lower oxidation rate than that of the lower gate electrode element;  
source and drain regions formed in the semiconductor substrate below the lower gate  
electrode element in such a manner as to sandwich a channel region; and  
oxide film sidewalls formed by oxidizing the side faces of the lower gate electrode element  
and the upper gate electrode element, the thickness of the oxide film sidewalls in the gate length  
direction being larger at the sides of the lower gate electrode element than at the sides of the upper  
gate electrode element,  
wherein the lower gate electrode element is formed of a Group IV semiconductor,  
wherein the lower gate electrode element contains SiGe, and  
wherein the lower gate electrode element includes regions in both side portions thereof in  
the gate length direction, the regions having a higher Ge composition ratio than that of the central  
portion of the lower gate electrode element.

21. (Currently amended) A semiconductor device [[according to claim 16,]] comprising:  
a semiconductor substrate;  
a lower gate electrode element formed on the semiconductor substrate via a gate insulating  
film;

an upper gate electrode element formed on the lower gate electrode element and made of a material having a lower oxidation rate than that of the lower gate electrode element;

source and drain regions formed in the semiconductor substrate below the lower gate electrode element in such a manner as to sandwich a channel region; and

oxide film sidewalls formed by oxidizing the side faces of the lower gate electrode element and the upper gate electrode element, the thickness of the oxide film sidewalls in the gate length direction being larger at the sides of the lower gate electrode element than at the sides of the upper gate electrode element,

wherein the lower gate electrode element is formed of a Group IV semiconductor,

wherein the lower gate electrode element contains SiGe, and

wherein the semiconductor substrate includes the channel region containing SiGe or SiGeC between the source and  $[[/]]$  drain regions.